銆�銆�鏅虹墿閫氳鐨凷DM660鏍稿績鏉垮熀浜庨獊榫?鏍稿鐞嗗櫒,涓婚涓?.2GHz,鍨嬪彿涓簊dm660,4GB鐨勮繍琛屽唴瀛?榪愯鍩轟簬Android 11.0鎿嶄綔緋葷粺錛屽唴緗珮閫?
Adren 630 GPU錛屾嫢鏈夊己澶х殑澶氬獟浣撳鐞嗗姛鑳斤紝涓庝笂涓�浠?600t鐩告瘮錛屽浘褰㈡�ц兘鎻愰珮浜?0%錛孡TE鍜學(xué)i-Fi涓嬭閾捐礬閫熷害鎻愰珮浜嗕竴鍊嶃�傛敼榪涚殑 Wi-Fi
瑕嗙洊鑼冨洿鏃ㄥ湪鎻愪緵鏇村己鐨勪俊鍙鳳紝鍗充嬌絀胯繃闅句互絀塊�忕殑澧欏銆傛敮鎸佸浗鍐?G緗戠粶錛屽悓鏃跺悜涓嬪吋瀹?G鍜?G緗戠粶銆傞噰鐢≦ZSS銆佷冀鍒╃暐銆佸寳鏂椼�丼BAS銆丟LONASS銆丟PS澶氱瀹氫綅緋葷粺,澶уぇ鎻愬崌瀹氫綅閫熷害涓庣簿搴︺�?/p>
銆�銆�闆嗘垚鍔熻兘涓板瘜鐨勬帴鍙?濡?LCM銆佹憚鍍忓ご銆佽Е鎽稿睆銆侀害鍏嬮銆佹壃澹板櫒銆乁ART銆乁SB銆両2C 浠ュ強 SPI 鎺ュ彛絳?,鏋佸ぇ鍦版嫇灞曚簡SDM660鏍稿績鏉垮湪
M2M 棰嗗煙鐨勫簲鐢紝浣垮叾騫挎硾搴旂敤浜庢櫤鑳芥敹閾舵満銆佹櫤鑳?POS
鏈恒�佺◣鎺ф満銆佸畨闃茬洃鎺с�佽濺杞借澶囥�侀珮绔俊鎭噰闆嗚澶囥�佹櫤鑳芥満鍣ㄤ漢銆佹櫤鑳藉灞呫�佹櫤鑳界‖浠躲�佸伐涓氭櫤鑳芥墜鎸佽澶囥�佹棤浜烘満銆佸鉤鏉跨數(shù)鑴戙�佹櫤鑳藉璁茶澶囥�佹櫤鑳界┛鎴淬�佸敭鍗栨満銆佺墿嫻佹煖銆丄I
絳夎澶囧拰琛屼笟銆?/p>
銆�銆�SDM660鏍稿績鏉跨壒鐐?/strong>
銆�銆�鏀寔LTE-FDD/LTE-TDD/WCDMA/EDGE/GPRS/GSM
銆�銆�鏀寔LCC鎺ュ彛
銆�銆�鏀寔澶氳礬lIC鎵╁睍璁懼
銆�銆�鏀寔澶氱璇煶緙栫爜錛?/p>
銆�銆�鏀寔VoLTE
銆�銆�鏀寔涓匯�佸壇鎽勫儚澶?/p>
銆�銆�鏄劇ず鏀寔錛?0Hz鏃墮珮杈?560脳1600 10浣?/p>
銆�銆�瑙嗛鏀寔錛?840脳2160 @30 Hz銆丠EVC Main 10銆乂P9銆丠264 鍜屽叾浠栨祦琛岃棰戞牸寮?/p>
銆�銆�鍙?4浣嶅浘鍍忎俊鍙峰鐞?ISP)錛?6+16MP錛屾瘡涓?40MHz;24MP30 ZSL錛屽甫鍙?ISP;16 MP30 ZSL錛屽甫鍗曚釜ISP
銆�銆�鏀寔 UFS 2.1 gear 3(鍗曢�氶亾)銆乪MMC 5.1 鍜?SD 3.0
銆�銆�鏀寔甯︽湁 DisplayPort鍜孶SB2.0鐨?USB 3.1 Type-C
銆�銆�鏅虹墿閫氳鐨凷DM660鏍稿績鏉胯鏍煎弬鏁?/strong>
銆�銆�鑺墖騫沖彴錛歋DM660 鍏牳 4脳A73+4脳A53鏋舵瀯 涓婚楂樿揪2.2GHz(14nm鍒剁▼宸ヨ壓)
銆�銆�瀛?鍌細4GB+64GB
銆�銆�鎿嶄綔緋葷粺錛欰ndroid 11.0
銆�銆�鍒嗚鯨鐜囷細楂樿揪4K瓚呴珮娓?@30fps
銆�銆�緙栬В鐮佸櫒錛?VP8銆丠.265(楂樻晥瑙嗛緙栫爜 (HEVC))銆丠.264(楂樼駭瑙嗛緙栫爜 (AVC))
銆�銆�鍒跺紡棰戞錛歀TE band 1(2100), 2(1900), 3(1800), 4(1700/2100), 5(850), 7(2600),
8(900), 12(700),17(700), 18(800), 19(800), 20(800), 26(850), 28(700)full, 66
(1700/2100), 38(2600), 40(2300), 41(2500) HSDPA 850/90
銆�銆�WLAN錛?02.11 b/g/n/ac 2.4G/5G鍙岄
銆�銆�Bluetooth錛欱T 5.0
銆�銆�GNSS錛歈ZSS銆佷冀鍒╃暐銆佸寳鏂椼�丼BAS銆丟LONASS銆丟PS
銆�銆�鍗℃Ы綾誨瀷錛歂ano SIM+MicroSD 3閫?
銆�銆�鎺ュ彛
銆�銆�LCM鎺ュ彛錛歁IPI DSI 4 lane x1
銆�銆�鎽勫儚澶存帴鍙ｏ細MIPI CSI 4 lane x3 Camera
銆�銆�瑙︽懜灞忔帴鍙ｏ細鏀寔鐢?shù)瀹瑰紡瑙︽懜灞?/p>
銆�銆�I2S鎺ュ彛錛毭?
銆�銆�IO鎺ュ彛錛歎ART*2錛屾渶楂橀�熺巼961200bps
銆�銆�I2C鎺ュ彛錛毭?錛岄�熺巼100K/400K/3.4Mbps(DMA)
銆�銆�SPI鎺ュ彛錛毭?
銆�銆�PWM鎺ュ彛錛毭?
銆�銆�EINT鎺ュ彛錛毭?4
銆�銆�ADC鎺ュ彛錛毭?
銆�銆�GPIOs鎺ュ彛錛氳嫢騫?/p>
銆�銆�SDIO鎺ュ彛錛氫竴璺疭D鍗℃帴鍙?鏀寔鐑彃鎷?/p>
銆�銆�SIM鍗℃帴鍙ｏ細鏀寔鍙孲IM鍗?鍙屽崱鍙屽緟
銆�銆�USB鎺ュ彛錛氱鍚圲SB 3.0/2.0.鏀寔USB OTG
銆�銆�澶╃嚎鎺ュ彛錛歀TE_MAIN涓婚泦澶╃嚎,LTE_DRX鍒嗛泦澶╃嚎錛學(xué)iFi/BT/GNSS澶╃嚎, GNSS鐙珛澶╃嚎
銆�銆�灝佽錛?LCC + LGA 灝佽
銆�銆�鐗╃悊灝哄錛?8.5*52.5mm